Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
baobrien
on Feb 18, 2018
|
parent
|
context
|
favorite
| on:
Ariane RISC-V CPU
Like rwmj says, ask somebody at SiFive -- but if I had to guess, I'd say it only breaks out some low speed IO/GPIO lines and a few chiplink lanes. That is to say if you want anything high speed, you're going to have to go through an FPGA board.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search: