I wish JEDEC and the memory manufacturers had not decided to present on-die ECC as being a "feature" of DDR5 memory, when it has far more to do with the generation of the fab process than the generation of the memory interface.